


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide

thread tracing



THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)
Terms used **thread tracing**Found **21,091** of **201,890**Sort results by
☒ [Save results to a Binder](#)
Try an [Advanced Search](#)Display results
☒ [Search Tips](#)
Try this search in [The ACM Guide](#)
☐ [Open results in a new window](#)

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

Relevance scale ☐ ☐ ☐ ☐ ☐

1 [From trace generation to visualization: a performance framework for distributed parallel systems](#)

C. Eric Wu, Anthony Bolmarcich, Marc Snir, David Wootton, Farid Parpia, Anthony Chan, Ewing Lusk, William Gropp
November 2000 **Proceedings of the 2000 ACM/IEEE conference on Supercomputing (CDROM) Supercomputing '00**

Publisher: IEEE Computer Society

Full text available:

[pdf\(544.42 KB\)](#)
Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)
[Publisher Site](#)

In this paper we describe a trace analysis framework, from trace generation to visualization. It includes a unified tracing facility on IBM SP systems, a self-defining interval file format, an API for framework extensions, utilities for merging and statistics generation, and a visualization tool with preview and multiple time-space diagrams. The trace environment is extremely scalable, and combines MPI events with system activities in the same set of trace files, one for each SMP node. Sin ...

Keywords: distributed parallel systems, SMP clusters, trace generation, intervalfile format, multiple time-space diagrams, trace visualization

2 [Techniques for efficient inline tracing on a shared-memory multiprocessor](#)

S. J. Eggers, David R. Keppel, Eric J. Koldinger, Henry M. Levy

April 1990 **ACM SIGMETRICS Performance Evaluation Review , Proceedings of the 1990 ACM SIGMETRICS conference on Measurement and modeling of computer systems SIGMETRICS '90**, Volume 18 Issue 1

Publisher: ACM Press

Full text available:

[pdf\(1.12 MB\)](#)
Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

While much current research concerns multiprocessor design, few traces of parallel programs are available for analyzing the effect of design trade-offs. Existing trace collection methods have serious drawbacks: trap-driven methods often slow down program execution by more than 1000 times, significantly perturbing program behavior; microcode modification is faster, but the technique is neither general nor portable. This paper describes a new tool, called MPTRACE, for collecting tr ...

3 [Designing a trace format for heap allocation events](#)

Trishul Chilimbi, Richard Jones, Benjamin Zorn

October 2000 **ACM SIGPLAN Notices , Proceedings of the 2nd international symposium on Memory management ISMM '00**, Volume 36 Issue 1

Publisher: ACM Press

Full text available:

[pdf\(1.53 MB\)](#)
Additional Information: [full citation](#), [abstract](#), [citations](#), [index terms](#)

Dynamic storage allocation continues to play an important role in the performance and correctness of systems ranging from user productivity software to high-performance servers. While algorithms for dynamic storage allocation have been studied for decades, much of the literature is based on measuring the performance of benchmark programs unrepresentative of many important allocation-intensive workloads. Furthermore, to date no standard has emerged or been proposed for publishing and exchanging ...


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide


THE ACM DIGITAL LIBRARY

[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

 Terms used routine identical tracing

 Found **16,383** of **201,890**

 Sort results by
☒ [Save results to a Binder](#)
[Try an Advanced Search](#)

 Display results
☒ [Search Tips](#)
[Try this search in The ACM Guide](#)
☐ [Open results in a new window](#)

Results 1 - 20 of 200

 Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

 Relevance scale ☐ ☐ ☐ ☐ ☐

1 [Fast instruction cache performance evaluation using compile-time analysis](#)

David B. Whalley

June 1992

ACM SIGMETRICS Performance Evaluation Review , Proceedings of the 1992 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems SIGMETRICS '92/PERFORMANCE '92, Volume 20 Issue 1

Publisher: ACM Press

 Full text available: [pdf\(1.08 MB\)](#)

 Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)
Keywords: cache simulation, instruction cache, trace analysis, trace generation

2 [Hot cold optimization of large Windows/NT applications](#)

Robert Cohn, P. Geoffrey Lowney

December 1996

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture MICRO 29

Publisher: IEEE Computer Society

 Full text available: [pdf\(1.14 MB\)](#)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

A dynamic instruction trace often contains many unnecessary instructions that are required only by the unexecuted portion of the program. Hot-cold optimization (HCO) is a technique that realizes this performance opportunity. HCO uses profile information to partition each routine into frequently executed (hot) and infrequently executed (cold) parts. Unnecessary operations in the hot portion are removed, and compensation code is added on transitions from hot to cold as needed. We evaluate HCO on a ...

Keywords: optimization, profile, NT, register allocation

3 [Automatic formal verification of DSP software](#)

David W. Currie, Alan J. Hu, Sreeranga Rajan

June 2000

Proceedings of the 37th conference on Design automation DAC '00

Publisher: ACM Press

 Full text available: [pdf\(82.83 KB\)](#)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This paper describes a novel formal verification approach for equivalence checking of small, assembly-language routines for digital signal processors (DSP). By combining control-flow analysis, symbolic simulation, automatic decision procedures, and some domain-specific optimizations, we have built an automatic verification tool that compares structurally similar DSP assembly language routines. We tested our tool on code samples taken from a real application program and discovered several pr ...

4 [Practical experiences: Security-driven exploration of cryptography in DSP cores](#)

Catherine H. Gebotys

October 2002

Proceedings of the 15th international symposium on System Synthesis ISSS '02

Publisher: ACM Press

 Full text available: [pdf\(1.04 MB\)](#)

 Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

With the popularity of wireless communication devices a new important dimension of embedded systems design has arisen, that of security. This paper presents for the first time design exploration for secure implementation of cryptographic applications on a complex DSP processor core. A new metric for security, the implementation security index, is introduced for measuring resistance to power attacks. Elliptic curve cryptographic algorithms are used to demonstrate and


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide

thread match tracing



THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

 Terms used **thread match tracing**

Found 16,995 of 201,890

 Sort results by
☒ Save results to a Binder

 Try an [Advanced Search](#)

 Try this search in [The ACM Guide](#)

 Display results
☒ Search Tips

☐ Open results in a new window

Results 1 - 20 of 200

 Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

 Relevance scale ☐ ☐ ☐ ☐ ☐

1 [Adding trace matching with free variables to AspectJ](#)

Chris Allan, Pavel Avgustinov, Aske Simon Christensen, Laurie Hendren, Sascha Kuzins, Ondřej Lhoták, Oege de Moor, Damien Sereni, Ganesh Sittampalam, Julian Tibble

 October 2005 **ACM SIGPLAN Notices , Proceedings of the 20th annual ACM SIGPLAN conference on Object oriented programming, systems, languages, and applications OOPSLA '05**, Volume 40 Issue 10

Publisher: ACM Press

Full text available: pdf(392.31 KB)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

An aspect observes the execution of a base program; when certain actions occur, the aspect runs some extra code of its own. In the AspectJ language, the observations that an aspect can make are confined to the *current* action: it is not possible to directly observe the *history* of a computation. Recently, there have been several interesting proposals for new history-based language features, most notably by Douence *et al.* and by Walker and Viggers. In this paper, we present a ne ...

Keywords: aspect-oriented programming, program monitoring

2 [A dynamic multithreading processor](#)

Haitham Akkary, Michael A. Driscoll

 November 1998 **Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture MICRO 31**

Publisher: IEEE Computer Society Press

Full text available: pdf(2.67 MB)

 Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

3 [Instruction fetch and control flow: Power-efficient instruction delivery through trace reuse](#)

Chengmo Yang, Alex Orailoglu

 September 2006 **Proceedings of the 15th international conference on Parallel architectures and compilation techniques PACT '06**

Publisher: ACM Press

Full text available: pdf(260.98 KB)

 Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

As power dissipation inexorably becomes the major bottleneck in system integration and reliability, the front-end instruction delivery path in a traditional out-of-order superscalar processor needs to deliver high application performance in an energy-effective manner. This challenge can be addressed by efficiently reusing the work of fetch and decode performed during preceding loop iterations and resident mostly within the processor itself. As a large percentage of the instructions currently und ...

Keywords: adaptive processor, instruction delivery, low-power design

4 [Integration and applications of the TAU performance system in parallel Java environments](#)

Sameer Shende, Allen D. Malony

 June 2001 **Proceedings of the 2001 joint ACM-ISCOPE conference on Java Grande JGI '01**

Publisher: ACM Press

Full text available: pdf(2.17 MB)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Parallel Java environments present challenging problems for performance tools because of Java's rich language system and its multi-level execution platform combined with the integration of native-code application libraries and parallel runtime software. In addition to the desire to provide